

What is claimed is:

- 1 1. A floating point accumulator circuit comprising:  
2 an exponent path; and  
3 a mantissa path having an output node feedback to an input node, and at least  
4 one sequential element in an internal data path.
- 1 2. The floating point accumulator circuit of claim 1 wherein the exponent path  
2 includes a comparator to compare three bit exponents of two floating point numbers,  
3 and the mantissa path includes a constant shifter in the internal data path to  
4 conditionally shift a mantissa of one of the two floating point numbers by thirty-two  
5 bits.
- 1 3. The floating point accumulator circuit of claim 2 wherein the mantissa path  
2 further includes:  
3 an adder circuit to add mantissas of the two floating point numbers; and  
4 a multiplexor in parallel with the adder to conditionally select one of the  
5 mantissas to be a resultant mantissa.
- 1 4. The floating point accumulator circuit of claim 1 wherein the mantissa path  
2 further includes an adder path and a bypass path, the adder path including an adder  
3 circuit, and the bypass path not including an adder circuit.
- 1 5. The floating point accumulator circuit of claim 4 wherein the mantissa path  
2 further includes a partial normalization path.
- 1 6. The floating point accumulation circuit of claim 5 wherein the adder path,  
2 bypass path, and partial normalization path each include at least one intermediate  
3 register.

1 7. The floating point accumulator circuit of claim 4 wherein the adder circuit is  
2 configured to sum numbers in carry-save format.

1 8. An integrated circuit comprising:  
2 a multiplier coupled to receive operands and to produce a product; and  
3 a multi-threaded accumulator coupled to the multiplier to receive the product.

1 9. The integrated circuit of claim 8 further comprising a control circuit to  
2 interleave input operands from different operand streams into the multiplier.

1 10. The integrated circuit of claim 8 wherein the multi-threaded accumulator is  
2 configured to sum floating point numbers having mantissas in carry-save format.

1 11. The integrated circuit of claim 10 wherein the multi-threaded accumulator  
2 includes at least one intermediate register to facilitate accumulating two interleaved  
3 product streams simultaneously.

1 12. The integrated circuit of claim 8 further comprising a floating point  
2 conversion unit coupled between the multiplier and the multi-threaded accumulator  
3 to convert the product from a first floating point representation to a second floating  
4 point representation.

1 13. The integrated circuit of claim 12 wherein the first floating point  
2 representation includes an exponent field having a least significant bit weight of one,  
3 and the second floating point representation includes an exponent field having a least  
4 significant bit weight of thirty-two.

1 14. The integrated circuit of claim 13 wherein the multi-threaded accumulator  
2 circuit includes at least one constant shifter to conditionally shift a mantissa thirty-  
3 two bit positions.

1 15. The integrated circuit of claim 8 wherein the integrated circuit is a circuit  
2 selected from the group comprising a processor, a memory, a memory controller, an  
3 application specific integrated circuit, and a communications device.

1 16. An accumulator circuit to accept operands from different threads interleaved  
2 in time, the accumulator having intermediate registers to simultaneously hold partial  
3 results from each of the different threads.

1 17. The accumulator circuit of claim 16 further comprising:  
2 a constant shifter prior to a first intermediate register; and  
3 a multiplexor subsequent to the first intermediate register.

1 18. The accumulator circuit of claim 17 further comprising:  
2 an adder circuit prior to a second intermediate register; and  
3 a second multiplexor subsequent to the second intermediate register.

1 19. The accumulator circuit of claim 16 wherein the operands are floating point  
2 numbers in IEEE single precision format.

1 20. The accumulator circuit of claim 16 wherein the operands are floating point  
2 numbers in a floating point format other than IEEE single precision format.

1 21. The accumulator circuit of claim 16 wherein the floating point numbers  
2 include exponent fields with a least significant bit weight other than one.

1 22. The accumulator circuit of claim 21 wherein the floating point numbers  
2 include exponent fields with a least significant bit weight equal to thirty-two.

1 23. A multi-threaded floating point multiply-accumulator circuit comprising:  
2 a multiplier to produce a product; and  
3 an accumulator coupled to receive the product from the multiplier, the  
4 accumulator including sequential elements to provide a multi-threaded capability.

1 24. The multi-threaded floating point multiply-accumulator circuit of claim 23  
2 further comprising a floating point conversion unit to convert the product from a first  
3 exponent weight to a converted product with a second exponent weight.

1 25. The multi-threaded floating point multiply-accumulator circuit of claim 24  
2 wherein the accumulator is configured to produce a present sum from the converted  
3 product and a previous sum having the second exponent weight.

1 26. The multi-threaded floating point multiply-accumulator circuit of claim 25  
2 further comprising a post-normalization unit to convert the present sum to a floating  
3 point resultant having the first exponent weight.

1 27. The multi-threaded floating point multiply-accumulator circuit of claim 23  
2 wherein the accumulator includes:  
3 an adder path; and  
an adder bypass path.

1 28. The multi-threaded floating point multiply-accumulator circuit of claim 27  
2 wherein the multiplier is configured to produce a product with an exponent weight of  
3 one.

1 29. The multi-threaded floating point multiply-accumulator circuit of claim 28  
2 further comprising a floating point conversion unit to convert the product from an  
3 exponent weight of one to an exponent weight of thirty-two.

1 30. The multi-threaded floating point multiply-accumulator circuit of claim 29  
2 wherein the accumulator is configured to accumulate numbers in carry-save format.

2025-07-20 14:20:00